SOKOINE UNIVERSITY OF AGRICULTURE

School of Engineering and Technology | Department of Agricultural Engineering

AEN 214: INTRODUCTION TO ELECTRONICS

LECTURE COMPENDIUM 8: DIGITAL LOGIC GATES, UNIVERSAL SYNTHESIS & ADDERS

Course Instructor: Dr. Kadeghe Goodluck Fue, PhD, P.Eng (T) | Lab: Electronics & Precision Agriculture Lab (EPAL)

Target Cohorts: BSc Agricultural Engineering, BSc IWRE, BSc BPHE | Academic Year: 2025/2026

Key Curriculum Subtopics: 8.1 Logic Signals & Voltage Thresholds: Noise Margins (NM_H, NM_L) & Binary Logic Levels • 8.2 Fundamental Logic Gates: AND, OR, NOT, NAND, NOR, XOR, XNOR Truth Tables & IEEE Symbols • 8.3 Universal Logic Foundations: Mathematical Synthesis of All Gates Using Pure NAND / NOR • 8.4 Digital Logic Families: Bipolar TTL (74LS) vs CMOS (74HC/CD4000) Performance & Interfacing • 8.5 Dynamic Switching Metrics: Propagation Delay (t_PLH, t_PHL), Fan-Out & Power-Delay Product • 8.6 Combinational Arithmetic Circuits: Half Adder, Full Adder & Ripple-Carry Architectures • 8.7 Binary Subtraction Circuits: Half Subtractor, Full Subtractor & Adder-Subtractor Units • 8.8 Introduction to Bistable Sequential Elements: Cross-Coupled Latches & Switch Debouncers • 8.9 Agricultural Automation Systems: Greenhouse Climate Interlocks & Silo Safety Logic • 8.10 Practical Laboratory Bench Protocol: TTL Gate Verification & Breadboard Binary Adders • 8.11 Tanzanian Agricultural Field Case Studies: Morogoro Silo Conveyors & Arusha Horticulture • 8.12 Comprehensive Self-Assessment: Conceptual, Quantitative & System Design Problems

8.1 Digital Logic Signals, Voltage Levels & Noise Margins

Digital electronics processes information using two discrete voltage bands representing the binary states Logic 0 (LOW, FALSE) and Logic 1 (HIGH, TRUE). In industrial and agricultural automation environments—such as tractor engine compartments, grain elevators with high-power induction motors, and solar inverter installations—severe electrical switching noise is coupled into signal wiring. Consequently, digital circuits do not define logic states as single voltage points, but rather as standardized voltage tolerance bands.

Standard Digital Voltage Threshold Parameters:

• $V_{OH(min)}$ (Output High Minimum): The minimum voltage guaranteed by a logic output pin when in Logic 1 state (e.g. 2.7 V for 5V TTL; 4.4 V for 5V CMOS).

• $V_{OL(max)}$ (Output Low Maximum): The maximum voltage guaranteed by a logic output pin when in Logic 0 state (e.g. 0.4 V for 5V TTL; 0.1 V for 5V CMOS).

• $V_{IH(min)}$ (Input High Minimum): The minimum voltage recognized by a logic input pin as a valid Logic 1 (e.g. 2.0 V for 5V TTL; 3.5 V for 5V CMOS).

• $V_{IL(max)}$ (Input Low Maximum): The maximum voltage recognized by a logic input pin as a valid Logic 0 (e.g. 0.8 V for 5V TTL; 1.5 V for 5V CMOS).

The indeterminate region between V_IL(max) and V_IH(min) is the Forbidden / Illegal Zone. Signals entering this zone cause erratic switching, oscillation, and severe cross-conduction shoot-through current in CMOS input stages.

Mathematical Formulations of Noise Margins:

The noise immunity of a digital logic family is quantified by its High-State Noise Margin (NM_H) and Low-State Noise Margin (NM_L):

$$NM_H = V_{OH(min)} - V_{IH(min)} \quad | \quad NM_L = V_{IL(max)} - V_{OL(max)} \quad [Volts]$$

For standard 74LS TTL: NM_H = 2.7 V - 2.0 V = 0.7 V, and NM_L = 0.8 V - 0.4 V = 0.4 V. Overall noise margin is only 0.4 V.
For 74HC CMOS at 5V: NM_H = 4.4 V - 3.5 V = 0.9 V, and NM_L = 1.5 V - 0.1 V = 1.4 V. Overall noise margin is 0.9 V—more than double that of TTL!
This superior noise immunity makes CMOS (and industrial 24V HTL logic) the mandatory standard for agricultural automation controllers subject to motor transients.

8.2 Fundamental Logic Gates: Truth Tables & Boolean Operations

A Logic Gate is an electronic switching circuit with one or more digital input terminals and a single digital output terminal, performing a specific Boolean logical operation. The relationship between input binary variables and the resulting output is defined completely by a tabular Truth Table.




Figure: Standard IEEE Distinctive Shape Logic Gate Symbols: NOT, AND, OR, NAND, NOR, XOR, and XNOR

1. NOT Gate (Inverter): Implements logical negation: Y = /A = A'. Output is HIGH only when input is LOW.
2. AND Gate: Implements logical conjunction: Y = A · B. Output is HIGH if and only if ALL inputs are HIGH. In agriculture: used for safety interlocks (e.g. Grain auger runs only if [Motor Enabled AND Safety Guard Closed AND Bin Empty]).
3. OR Gate: Implements logical disjunction: Y = A + B. Output is HIGH if ANY input is HIGH. In agriculture: alarm triggers (e.g. Alarm sounds if [Silo Hotspot High OR Grain Moisture High OR Blower Tripped]).
4. NAND Gate (NOT-AND): Y = /(A · B). Output is LOW only when all inputs are HIGH.
5. NOR Gate (NOT-OR): Y = /(A + B). Output is HIGH only when all inputs are LOW.
6. XOR Gate (Exclusive-OR): Y = A ⊕ B = A · /B + /A · B. Output is HIGH when inputs are DIFFERENT. Known as an Odd Parity Generator and inequality detector. Core element of all binary adders.
7. XNOR Gate (Exclusive-NOR / Equivalence Gate): Y = /(A ⊕ B) = A · B + /A · /B. Output is HIGH when inputs are IDENTICAL.

8.3 Universal Logic Foundations: NAND and NOR Synthesis

In digital manufacturing and VLSI ASIC design, fabricating circuits using mixtures of different gate types (AND, OR, NOT, XOR) is inefficient. A Universal Logic Gate is a gate that can synthesize any arbitrary Boolean function—including NOT, AND, OR, NOR, XOR, and XNOR—without requiring any other gate type. Both the NAND Gate and the NOR Gate are mathematically universal.

1. Mathematical Synthesis of Basic Functions Using ONLY NAND Gates:
• NOT Gate: Tie both inputs of a 2-input NAND gate together: Y = /(A · A) = /A.
• AND Gate: Invert the output of a NAND gate with a NAND-inverter: Y = / [/(A · B)] = A · B (Requires 2 NAND gates).
• OR Gate: Apply De Morgan's Theorem (A + B = /(/A · /B)): Invert each input with a NAND-inverter, then

feed into a NAND gate: Y = / [/A · /B] = //A + //B = A + B (Requires 3 NAND gates).
• NOR Gate: An OR gate followed by a NAND-inverter: Y = / (A + B) (Requires 4 NAND gates).
• XOR Gate: Synthesized using 4 NAND gates: Y = A · /B + /A · B = / [/(A · /(A·B)) · /(B · /(A·B))].

2. Mathematical Synthesis of Basic Functions Using ONLY NOR Gates:
• NOT Gate: Tie both inputs of a NOR gate together: Y = /(A + A) = /A.
• OR Gate: Invert the output of a NOR gate with a NOR-inverter: Y = / [/(A + B)] = A + B (Requires 2 NOR gates).
• AND Gate: Apply De Morgan's Theorem (A · B = /(/A + /B)): Invert each input with a NOR-inverter, then feed into a NOR gate: Y = / [/A + /B] = A · B (Requires 3 NOR gates).
• NAND Gate: An AND gate followed by a NOR-inverter (Requires 4 NOR gates).

8.4 Digital Logic Families: TTL vs CMOS & Interfacing Rules

Modern digital controllers integrate components from different semiconductor fabrication families. The two dominant historical and modern families are Transistor-Transistor Logic (TTL) and Complementary Metal-Oxide-Semiconductor (CMOS).

Parameter / Metric	Standard TTL (74 Series)	Low-Power Schottky (74LS)	High-Speed CMOS (74HC)	Advanced CMOS (74AHC)
Active Device Technology	Bipolar NPN Transistors	Bipolar NPN + Schottky Diodes	Complementary N-MOS & P-MOS	Sub-Micron Silicon-Gate CMOS
Supply Voltage (V_CC)	5.0 V ± 5% (4.75V to 5.25V)	5.0 V ± 5%	2.0 V to 6.0 V (Wide battery tolerance)	2.0 V to 5.5 V
Quiescent Power Dissipation	10 mW per gate (High)	2.0 mW per gate	2.5 µW per gate (Virtually zero DC)	1.0 µW per gate
Propagation Delay (t_pd)	10 ns	9 ns	8 ns (at 5V)	3.7 ns (Ultra-fast)
Input Current (HIGH / LOW)	I_IH = 40 µA, I_IL = -1.6 mA	I_IH = 20 µA, I_IL = -0.4 mA	I_IH = 1 µA, I_IL = -1 µA (Pure capacitive)	I_IH = 0.1 µA, I_IL = -0.1 µA
Fan-Out (Standard Loads)	10 standard TTL loads	20 LS loads / 10 standard	> 50 CMOS loads (Frequency dependent)	> 50 CMOS loads
Noise Margin (Overall)	0.4 V (Poor)	0.4 V	0.9 V to 1.4 V (Excellent)	1.0 V to 1.5 V
Agro System Application	Legacy tractor diagnostic boards	Classroom breadboard trainers	Battery solar telemetry, IoT loggers	High-speed CAN bus controllers

Fan-Out Calculation Formulation:
Fan-Out defines the maximum number of standard logic input gates that a single driving logic output can reliably feed without degrading voltage levels beyond allowable noise margin limits:
• High-State Fan-Out: $FO_H = I_{OH(max)} / I_{IH(max)}$
• Low-State Fan-Out: $FO_L = I_{OL(max)} / |I_{IL(max)}|$
The overall rated fan-out is the smaller of the two: Fan-Out = min(FO_H, FO_L).
Direct Interfacing Challenge (TTL Driving CMOS):
A 74LS TTL gate outputs a guaranteed minimum HIGH voltage of only V_OH(min) = 2.7 V. However, a 5V 74HC CMOS input requires a minimum voltage of V_IH(min) = 0.7 · V_CC = 3.5 V. The 2.7V TTL output falls directly inside the forbidden indeterminate zone of the CMOS input, causing system crashes! Solution: Connect an external pull-up resistor (R_pullup ≈ 2.2 kΩ to 4.7 kΩ) from the TTL output to +5V, pulling the inactive high state to 5.0 V.

8.5 Combinational Arithmetic Circuits: Adders & Subtractors

Binary addition and subtraction are the core operations of digital arithmetic logic units (ALUs), microcontrollers, and digital signal processors (DSPs). All complex mathematical algorithms—multiplication, division, trigonometric scaling—are synthesized from cascaded adder circuits.




Figure: Schematic Architectures of the Half Adder and Cascaded Full Adder with Carry Look-Ahead Logic

1. The Half Adder (HA):
Adds two single binary bits (A and B), producing a Sum (S) bit and an outgoing Carry (C) bit. It lacks an incoming carry input:
• Sum (S) = A ⊕ B = A · /B + /A · B
• Carry (C) = A · B
2. The Full Adder (FA):
Adds three binary inputs: two data operand bits (A and B) and an incoming carry bit from the preceding lower-order stage (C_in):
• Sum (S) = A ⊕ B ⊕ C_{in}
• Carry-Out (C_{out}) = A · B + C_{in} · (A ⊕ B) = A · B + B · C_{in} + A · C_{in}
A Full Adder can be constructed by cascading two Half Adders and a single OR gate.

3. N-Bit Parallel Binary Ripple-Carry Adder:
Cascading n Full Adders connects the carry-out of each bit stage to the carry-in of the next higher bit stage (C_{out,i} → C_{in,i+1}). Standard MSI chip: 74LS283 (4-bit binary adder with fast internal look-ahead carry).
• Propagation Delay Limitation: In a pure ripple adder, the carry bit must sequentially ripple through all n stages before the most significant sum bit stabilizes: $t_{total} = n \cdot t_{carry}$. For 32-bit tractor guidance math, carry look-ahead generators (74LS182) calculate all carry bits in parallel.

4. Binary Subtractors (Half Subtractor & Full Subtractor):
• Half Subtractor: Subtracts bit B from A, producing Difference (D) and Borrow (B_out): D = A ⊕ B; B_{out} = /A · B.
• Full Subtractor: Subtracts B and incoming borrow B_in from A: D = A ⊕ B ⊕ B_{in}; B_{out} = /A · B + B_{in} · /(A ⊕ B).
• Controlled Adder-Subtractor Unit: In modern CPUs, separate subtractor hardware is omitted. By feeding operand B through XOR gates controlled by a Mode line (M = 0 for Add, M = 1 for Subtract) and injecting

M into the initial carry-in (C_in = 1), the adder automatically generates the two's complement of B, executing A - B = A + /B + 1 with zero extra adder hardware!

8.5b Sequential Bistable Elements: Latches, Flip-Flops & Timing

While combinational logic outputs depend strictly on the present inputs, Sequential Logic Circuits incorporate memory elements whose outputs depend on both present inputs and the past sequence of states. The fundamental building block is the bistable multivibrator.

• SR Latch (Set-Reset): Formed by cross-coupling two NAND or NOR gates. When S=1, R=0, output sets to Q=1. When S=0, R=1, output resets to Q=0. When S=0, R=0, it holds previous state. The input condition S=1, R=1 (for NOR) or S=0, R=0 (for NAND) is an invalid/metastable state that must be avoided in design.

• Edge-Triggered D Flip-Flop (Data): Solves the invalid state by providing a single data input D sampled strictly on the rising (or falling) edge of a clock pulse (CLK). Governing equation: Q^{n+1} = D. Crucial parameters: Setup Time (t_{su})—the minimum duration D must remain stable before the active clock edge; and Hold Time (t_h)—the minimum duration D must remain stable after the clock edge.

• Edge-Triggered JK Flip-Flop: Universal flip-flop with no invalid states. When J=1, K=1, output toggles on every clock pulse: $Q^{n+1} = /Q^n$, serving as the basis for frequency division and digital counting.

Sequential Counters in Precision Agriculture:

Cascading n toggle flip-flops (JK or D configured as /Q → D) forms an n-Bit Binary Ripple Counter that divides input frequency by 2^n. In combine harvesters and seed planters, optical seed-drop pulses are accumulated in synchronous binary counters (74HC161 / 74HC163) to monitor seed population density (seeds per hectare) and grain tank yield with zero loss of high-speed pulses.




Figure: Laboratory Breadboard Prototyping showing Logic Gate ICs, Decoupling Capacitors, and Tactile Switches

8.6 Agricultural Automation System Logic Design

In smart farming installations—such as automated poultry houses, commercial greenhouses, and grain processing facilities—hardwired digital logic circuits provide fail-safe hardware interlocking that overrides software computers during emergency conditions.




Figure: Comprehensive Combinational Logic Diagram for Automated Greenhouse Climate Interlock Control System




Figure: Prototyping Digital Logic Gate Interconnects on Solderless Breadboard with Decoupling Capacitors

8.6b Tri-State Logic Buffers & Agricultural Implement Bus Interfaces

In standard binary logic, outputs possess two states: LOW and HIGH. In multi-node tractor implement networks (such as ISOBUS / SAE J1939 CAN systems), multiple sensor microcontrollers share a common parallel data or address bus. If two ordinary logic outputs were tied together and one drove HIGH while the other drove LOW, a direct short circuit across the power supply would occur (Bus Contention), causing massive current spikes and thermal destruction.

The High-Impedance (Hi-Z) Third State:

A Tri-State Buffer incorporates an active-low Output Enable (/OE) control pin:

• When /OE = 0 (Enabled): The buffer passes data normally (Y = A).

• When /OE = 1 (Disabled): Both internal output push-pull transistors are switched OFF simultaneously. The output floats into an open-circuit High-Impedance State (Hi-Z), drawing or sourcing less than 1 µA of leakage current.

Agro-Telemetry Multiplexing: Octal bus transceivers such as the 74HC245 allow multiple sensors (grain yield monitor, planter seed spacing monitor, moisture meter) to connect directly to a single shared microcontroller SPI/parallel bus, with central arbitration logic enabling only one sensor driver at any instant.

8.7 Step-by-Step Worked Engineering Calculations

WORKED ENGINEERING EXAMPLE 1: Noise Margin & Fan-Out Calculation for 74LS TTL Digital Subsystems

Problem Statement: Calculate the high-state noise margin (NM_H), low-state noise margin (NM_L), and maximum fan-out for a 74LS00 NAND gate subsystem deployed on an automated grain dryer control panel. Datasheet ratings: V_OH = 2.7V, V_OL = 0.5V, V_IH = 2.0V, V_IL = 0.8V, I_OH = -0.4 mA, I_OL = 8.0 mA, I_IH = 20 µA, I_IL = -0.4 mA.

Step-by-Step Technical Derivation & Solution:

• 1. Identify datasheet parameters: Standard 74LS TTL inverter driving 74LS gates. Output ratings: V_OH(min) = 2.7 V, V_OL(max) = 0.5 V, I_OH(max) = -400 µA (-0.4 mA), I_OL(max) = 8.0 mA. Input ratings: V_IH(min) = 2.0 V, V_IL(max) = 0.8 V, I_IH(max) = 20 µA, I_IL(max) = -0.4 mA.

• 2. High-State Noise Margin: NM_H = V_OH(min) - V_IH(min) = 2.7 V - 2.0 V = +0.70 V.

• 3. Low-State Noise Margin: NM_L = V_IL(max) - V_OL(max) = 0.8 V - 0.5 V = +0.30 V.

• 4. High-State Fan-Out: FO_H = |I_OH(max)| / I_IH(max) = 400 µA / 20 µA = 20 loads.

• 5. Low-State Fan-Out: FO_L = I_OL(max) / |I_IL(max)| = 8.0 mA / 0.4 mA = 20 loads.

• 6. Net Rated Fan-Out: Fan-Out = min(20, 20) = 20 standard 74LS loads.

• 7. Engineering Interpretation: The driver can reliably switch up to 20 parallel gate inputs while preserving at least 0.30V of electrical noise immunity against tractor alternator spikes.

WORKED ENGINEERING EXAMPLE 2: Greenhouse Automated Roof Vent Interlock Combinational Logic Synthesis

Problem Statement: Design a combinational logic circuit to control motorized greenhouse roof vents in Arusha based on Temperature (T), Humidity (H), and Rain (R) sensors. (a) Formulate the complete 8-state truth table, (b) Extract the canonical Sum-of-Products (SOP) expression, (c) Minimize using Boolean algebra, and (d) Specify the required logic gates.

Step-by-Step Technical Derivation & Solution:

• 1. Problem Definition: An autonomous greenhouse ventilation controller evaluates three binary sensor flags: Temperature High (T: 1=Hot, 0=Normal); Humidity High (H: 1=Humid, 0=Dry); Rain Detected (R: 1=Raining, 0=Dry).

• 2. Operational Specification: Roof vents must OPEN (Output V = 1) if: (a) It is HOT and NOT raining, OR (b) It is HUMID and NOT raining. If it is RAINING (R=1), vents must REMAIN CLOSED (V=0) under all circumstances to protect crops.

• 3. Formulate Truth Table (8 input combinations):

• • T=0, H=0, R=0 &implies; V = 0

• • T=0, H=0, R=1 &implies; V = 0

• • T=0, H=1, R=0 &implies; V = 1

• • T=0, H=1, R=1 &implies; V = 0 (Rain lockout)

• • T=1, H=0, R=0 &implies; V = 1

• • T=1, H=0, R=1 &implies; V = 0 (Rain lockout)

• • T=1, H=1, R=0 &implies; V = 1

• • T=1, H=1, R=1 &implies; V = 0 (Rain lockout)

• 4. Canonical Sum of Products (SOP): V = (/T · H · /R) + (T · /H · /R) + (T · H · /R).

• 5. Boolean Simplification: Factor out /R: V = /R · [(/T · H) + (T · /H) + (T · H)] = /R · [H · (/T + T) + T · /H] = /R · [H + T · /H] = /R · [H + T].

• 6. Final Minimized Expression: V = (T + H) · /R. Logic Implementation: One 2-input OR gate (T + H), one NOT gate (/R), and one 2-input AND gate.

WORKED ENGINEERING EXAMPLE 3: Universal NAND Gate Synthesis of Greenhouse Interlock Safety System

Problem Statement: Convert the greenhouse vent Boolean function V = (T + H) · /R into an all-NAND logic network using De Morgan's theorems. Draw the gate interconnection diagram and determine how many 74HC00 Quad 2-Input NAND IC packages are required.

Step-by-Step Technical Derivation & Solution:

• 1. Target Expression: Synthesize the simplified greenhouse vent function V = (T + H) · /R using ONLY 2-input NAND gates.
• 2. Apply Double Inversion: V = // [(T + H) · /R].
• 3. Apply De Morgan's Theorem to outer term: V = / [/ (T + H) + //R] = / [/ (T + H) + R]. This is not pure NAND form.
• 4. Alternate Formulation: Distribute AND term first: V = T · /R + H · /R.
• 5. Apply Double Inversion to SOP Form: V = // [(T · /R) + (H · /R)] = / [/ (T · /R) · / (H · /R)].
• 6. Gate Allocation Sequence:
• • Gate 1 (NAND): Invert R to obtain /R: /R = /(R · R).
• • Gate 2 (NAND): Compute term 1: N_1 = / (T · /R).
• • Gate 3 (NAND): Compute term 2: N_2 = / (H · /R).
• • Gate 4 (NAND): Combine terms: V = / (N_1 · N_2).
• 7. Final Synthesis: Exactly four 2-input NAND gates (one single 74HC00 quad NAND IC) completely implement the entire climate safety interlock!

WORKED ENGINEERING EXAMPLE 4: Four-Bit Full Adder Ripple Propagation Trace for Tractor CAN Bus Math

Problem Statement: Trace the internal carry propagation and sum bit generation of a 4-bit binary ripple-carry adder (74LS283) adding binary numbers A = 1001_2 (9_{10}) and B = 0111_2 (7_{10}) with C_in = 0. Show the intermediate carry-out values at each bit stage.

Step-by-Step Technical Derivation & Solution:

• 1. Operation: Perform 4-bit parallel binary addition of A = 9_{10} (1001_2) and B = 7_{10} (0111_2) with incoming carry C_in = 0.
• 2. Bit 0 (Stage 0): $A_0 = 1$, $B_0 = 1$, C_in0 = 0.
• • $S_0 = A_0 \oplus B_0 \oplus C_in0 = 1 \oplus 1 \oplus 0 = 0$.
• • $C_out0 = (A_0 \cdot B_0) + C_in0 \cdot (A_0 \oplus B_0) = (1 \cdot 1) + 0 = 1$.
• 3. Bit 1 (Stage 1): $A_1 = 0$, $B_1 = 1$, $C_in1 = C_out0 = 1$.
• • $S_1 = A_1 \oplus B_1 \oplus C_in1 = 0 \oplus 1 \oplus 1 = 0$.
• • $C_out1 = (A_1 \cdot B_1) + C_in1 \cdot (A_1 \oplus B_1) = (0 \cdot 1) + 1 \cdot (1) = 1$.
• 4. Bit 2 (Stage 2): $A_2 = 0$, $B_2 = 1$, $C_in2 = C_out1 = 1$.
• • $S_2 = A_2 \oplus B_2 \oplus C_in2 = 0 \oplus 1 \oplus 1 = 0$.
• • $C_out2 = (A_2 \cdot B_2) + C_in2 \cdot (A_2 \oplus B_2) = (0 \cdot 1) + 1 \cdot (1) = 1$.
• 5. Bit 3 (Stage 3): $A_3 = 1$, $B_3 = 0$, $C_in3 = C_out2 = 1$.
• • $S_3 = A_3 \oplus B_3 \oplus C_in3 = 1 \oplus 0 \oplus 1 = 0$.
• • $C_out3 = (A_3 \cdot B_3) + C_in3 \cdot (A_3 \oplus B_3) = (1 \cdot 0) + 1 \cdot (1) = 1$.
• 6. Composite Result: Sum word $S = S_3\,S_2\,S_1\,S_0 = 0000_2$ with final Carry-Out C_out = 1. Value = $10000_2 = 16_{10}$ (Exact match: $9 + 7 = 16_{10}$!).

WORKED ENGINEERING EXAMPLE 5: Propagation Delay & Worst-Case Path Timing in Ripple-Carry Adders

Problem Statement: A 4-bit binary ripple-carry adder is synthesized from CMOS logic gates where XOR gates have delay t_XOR = 12 ns and AND/OR carry gates have delay t_carry = 8 ns. (a) Calculate the propagation delay required to generate the final carry-out C_out3, (b) Calculate the worst-case settling time for the most significant sum bit S_3, and (c) Determine the maximum safe ALU clock frequency.

Step-by-Step Technical Derivation & Solution:

• 1. Identify gate propagation delays: A 4-bit ripple-carry adder is constructed from four cascaded 74HC Full Adders. Gate specifications: XOR delay t_XOR = 12 ns; AND/OR carry delay t_carry = 8 ns.

• 2. Half Adder Delays: t_sum(HA) = t_XOR = 12 ns; t_carry(HA) = t_AND = 8 ns.

• 3. Full Adder Critical Path Delays:

• • Carry Generation Delay per stage: t_carry_stage = t_XOR + t_AND + t_OR = 12 ns (for A⊕B) + 8 ns = 20 ns.

• • Intermediate Carry Propagation Delay (once inputs A and B are stable): Carry-in ripples through AND-OR network: t_ripple = t_AND + t_OR = 8 ns per stage.

• 4. Four-Bit Ripple Time: Total delay from initial C_in0 to final C_out3: t_ripple_total = 4 × t_ripple = 4 × 8 ns = 32 ns.

• 5. Most Significant Sum Bit S3 Delay: S_3 requires C_in3 to arrive, followed by final XOR gate: t_S3 = (3 × t_ripple) + t_XOR = (3 × 8 ns) + 12 ns = 24 + 12 = 36 ns.

• 6. Maximum Operating Clock Frequency: f_max = 1 / t_max = 1 / 36 ns = 27.78 MHz. If used in a microcontroller ALU running at 50 MHz, this ripple delay would cause data corruption without pipeline wait states.

WORKED ENGINEERING EXAMPLE 6: Grain Silo Auger Four-Input Fail-Safe Safety Interlock Synthesis

Problem Statement: Design a fail-safe interlock circuit for a 45 kW grain silo conveyor auger requiring four concurrent permissive conditions (A, B, C, D) using only 2-input NAND gates. Trace the Boolean proof, determine gate count, and explain the fail-safe behavior during sensor cable breakage.

Step-by-Step Technical Derivation & Solution:

• 1. Problem Definition: An industrial grain auger safety system at NFRA Morogoro monitors four digital interlock switches: A (Main Power On), B (Safety Grate Closed), C (Emergency Stop NOT Pressed), D (Motor Overload Normal). Motor Run output M = 1 if all safety conditions are met.

• 2. Formulate Boolean Logic: Motor runs if and only if A=1 AND B=1 AND C=1 AND D=1: M = A · B · C · D.

• 3. Realization using 2-input NAND gates only:

• • Stage 1: N_1 = / (A · B) and N_2 = / (C · D). (2 NAND gates).

• • Stage 2: Combine using an OR gate synthesized with NANDs: M = N_1 + N_2... wait, by De Morgan: / (A·B) · / (C·D) = / [(A·B) + (C·D)].

• • Correct NAND Synthesis: M = // (A · B · C · D) = / [/ (A · B · C · D)].

• • Using 2-input gates: (A · B) = / [/ (A · B)]. Let X = / (A · B) and Y = / (C · D).

• • A · B · C · D = /X · /Y = / [X + Y].

• • Feed X and Y into a NAND gate: / (X · Y) = / [/ (A · B) · / (C · D)] = (A · B) + (C · D) (This is OR of products, not AND!).

• • True 4-input AND with 2-input NANDs: Step 1: / (A · B). Invert &implies; (A · B). Step 2: / [(A · B) · C]. Invert &implies; (A · B · C). Step 3: / [(A · B · C) · D]. Invert &implies; A · B · C · D. Total = 6 NAND gates.

• 4. Fail-Safe Verification: If any wire is severed (open-circuit input pulls to 0 in pull-down logic), output immediately forces M = 0, stopping the auger instantly.

WORKED ENGINEERING EXAMPLE 7: Full Subtractor Gate Equations & Negative Binary Borrow Verification

Problem Statement: A combine harvester grain loss calculator subtracts crop throughput bytes. Trace a Full Subtractor stage for input bits A = 0, B = 1, and incoming borrow B_in = 1: (a) Calculate the Difference bit D, (b) Calculate outgoing Borrow B_out, and (c) Demonstrate that the borrow weight restores algebraic balance.

Step-by-Step Technical Derivation & Solution:

• 1. Operation: Perform 1-bit full subtraction of A = 0, B = 1, with incoming borrow B_in = 1.

• 2. Compute Difference: D = A ⊕ B ⊕ B_in = 0 ⊕ 1 ⊕ 1 = 0.

• 3. Compute Outgoing Borrow: B_out = /A · B + B_in · /(A ⊕ B).

• • Term 1: /A · B = /0 · 1 = 1 · 1 = 1.

• • Term 2: A ⊕ B = 0 ⊕ 1 = 1 &implies; /(A ⊕ B) = 0. B_in · 0 = 0.

• • B_out = 1 + 0 = 1.

• 4. Interpretation: In decimal, A - B - B_in = 0 - 1 - 1 = -2. In binary with borrow weight 2: Result = (-2 × B_out) + D = (-2 × 1) + 0 = -2. (Exact mathematical consistency!).

• 5. Controlled Adder-Subtractor Equivalence: Using a Full Adder with B inverted (/B = /1 = 0) and C_in = /B_in... The unified 2's complement adder-subtractor verifies that subtraction is simply addition with inverted B and carry injected.

WORKED ENGINEERING EXAMPLE 8: Cross-Coupled NAND SR Latch Hardware Switch Debouncer for Tractor Console

Problem Statement: Design a hardware switch debouncing circuit using a cross-coupled 74HC00 NAND SR latch and an SPDT pushbutton switch for a round bale counting terminal on a tractor. (a) Explain why mechanical contact bounce causes false counting, (b) Draw the latch schematic with pull-up resistors, and (c) Trace the latch state transitions during contact bounce proving clean single-pulse generation.

Step-by-Step Technical Derivation & Solution:

• 1. Problem Definition: Mechanical toggle switches on a tractor cab control console suffer from physical **contact bounce**: when toggled, spring contacts bounce for 5 ms to 20 ms, generating dozens of rapid 0V-to-5V transition pulses before settling.

• 2. Hazard: If connected to a digital counter (e.g. bale counter or implement cycle logger), each single switch flip registers as 15 to 30 spurious counts!

• 3. Hardware Debouncing Solution: Cross-coupled NAND Set-Reset (SR) Latch driven by a Single-Pole Double-Throw (SPDT) pushbutton switch.

• 4. Circuit Topology: Pull-up resistors (10 kΩ) tie NAND inputs /S and /R to +5V. Switch common contact is grounded. When switch is flipped to position A, /S is pulled to 0V while /R floats at +5V.

• 5. Latch State Transitions: The first microscopic physical contact pulls /S low, immediately setting latch output Q = 1. When the contact bounces off into mid-air, /S returns to 1; since /R is also 1, the latch enters its **Hold State (Q = 1 preserved)**. Subsequent bounces on contact A have zero effect.

• 6. Resulting Waveform: Output Q produces an absolutely clean, instantaneous, single digital step transition with zero glitching or bouncing.

• 7. State Equations: Q = / [/S · /Q_bar]; /Q = / [/R · Q].

WORKED ENGINEERING EXAMPLE 9: D Flip-Flop Setup/Hold Time Analysis & Metastability in Tractor CAN Bus

Problem Statement: Analyze the timing constraints of a 74HC74 D flip-flop (t_su = 15 ns, t_h = 5 ns) buffering steering commands in an autonomous tractor guidance module. (a) If data arrives 10 ns before the clock rising edge, evaluate whether timing is violated, (b) Explain the physical mechanism of flip-flop metastability, and (c) Provide the standard dual-stage synchronizer hardware solution.

Step-by-Step Technical Derivation & Solution:

• 1. Identify timing specifications (74HC74 dual D-type positive-edge-triggered flip-flop): Setup time t_su = 15 ns; Hold time t_h = 5 ns; Propagation delay from clock to Q: t_pd(CLK-Q) = 20 ns.

• 2. CAN Bus Timing Context: In an autonomous tractor steering controller, the CAN bus transceiver deserializer presents steering command bit D to the flip-flop at time t = 100 ns. The system clock rising edge arrives at t = 110 ns.

• 3. Setup Time Verification: Data arrival to clock edge interval: Δt_setup = t_CLK - t_D = 110 ns - 100 ns = 10 ns. Since Δt_setup = 10 ns < t_su = 15 ns, the **Setup Time Constraint is VIOLATED**!

• 4. Consequence of Violation (Metastability): The internal cross-coupled latch transistors are driven into their linear active region. The output Q does not settle cleanly to 0 or 1; instead, it hovers in an indeterminate state for an unpredictable duration (metastability delay t_meta >> t_pd), inducing intermittent guidance computer reboots.

• 5. Engineering Solution: Insert a two-stage synchronizer flip-flop chain or adjust clock phase delay using PLL to guarantee Δt_setup ≥ 20 ns.

WORKED ENGINEERING EXAMPLE 10: Mod-16 Binary Ripple Counter Design for Planter Seed Population Monitoring

Problem Statement: Design a 4-bit asynchronous binary ripple counter using toggle flip-flops to accumulate seed drop counts on a 4-row maize planter in Kilombero. (a) Draw the flip-flop clocking cascade, (b) Trace the frequency division ratios, (c) Calculate the cumulative propagation delay for 4 stages, and (d) Verify bandwidth capability against a maximum planting speed of 40 seeds/second.

Step-by-Step Technical Derivation & Solution:

• 1. Problem Definition: An optical seed drop sensor on a maize planter outputs a 5V digital pulse for every kernel dropped through the delivery tube (up to 40 seeds/second). An asynchronous 4-bit ripple counter (Mod-16) accumulates counts.

• 2. Circuit Architecture: Four cascaded 74HC74 D flip-flops configured in toggle mode by connecting inverted output /Q back to data input D (/Q → D).

• 3. Clocking Interconnect: Seed sensor pulse feeds CLK input of Stage 0 (FF0). Output $/Q_0$ feeds CLK input of Stage 1 (FF1). $/Q_1$ feeds CLK of FF2, and $/Q_2$ feeds CLK of FF3.

• 4. Output Waveform Relationships: Each stage divides its clock frequency by exactly 2: f_Q0 = f_in / 2; f_Q1 = f_in / 4; f_Q2 = f_in / 8; f_Q3 = f_in / 16.

• 5. Binary Counting Sequence: The outputs Q_3 Q_2 Q_1 Q_0 count synchronously from 0000_2 (0) to 1111_2 (15), wrapping around to 0000_2 on the 16th seed.

• 6. Propagation Delay Accumulation: If each flip-flop has t_pd = 18 ns, total settling time for all 4 bits: t_settle = 4 × 18 ns = 72 ns (Easily handles up to 13.8 MHz pulse rates, over 100,000 times faster than maximum seed flow rates).

WORKED ENGINEERING EXAMPLE 11: Carry Look-Ahead (CLA) Logic Derivations for High-Speed Autopilot ALUs

Problem Statement: Derive the Boolean equations for Generate (G_i) and Propagate (P_i) signals in a 4-bit Carry Look-Ahead adder (74LS182). Prove that carry-out C_4 is generated in only two gate propagation delays, and contrast its speed against a 4-bit ripple-carry adder.

Step-by-Step Technical Derivation & Solution:

• 1. Motivation: In ripple adders, carry propagation delay limits ALU speed (t_delay = n · t_carry). A Carry Look-Ahead (CLA) generator calculates all carries simultaneously.

• 2. Define Generate and Propagate Terms for stage i:

• • Generate: G_i = A_i · B_i (Produces a carry regardless of carry-in).

• • Propagate: P_i = A_i ⊕ B_i (Propagates an incoming carry to the output).

• 3. Carry Equations Expansion for 4-bit adder:

• • $C_1 = G_0 + P_0 \cdot C_0$

• • $C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$

• • $C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$

• • $C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$

• 4. Speed Comparison: Notice that each carry C_i is expressed strictly as a two-level AND-OR equation directly in terms of input operands and initial C_0. All carries (C_1, C_2, C_3, C_4) are generated simultaneously in only **two gate delays** (typically 4 ns), completely independent of word length n!

• 5. Agricultural Mechatronics Benefit: Enables 32-bit RTK GPS steering computers to compute guidance error vectors in < 5 ns.

WORKED ENGINEERING EXAMPLE 12: Universal NOR Gate Synthesis of Silo Conveyor Safety Trip Interlock

Problem Statement: Convert the grain elevator belt slip trip equation Trip = (P · /B) + T into Product-of-Sums (POS) form and synthesize using ONLY 2-input NOR gates. Trace the algebraic steps, draw the gate architecture, and demonstrate that a single 74HC02 IC fulfills the entire safety specification.

Step-by-Step Technical Derivation & Solution:

• 1. Problem Definition: The conveyor jam emergency trip function from Section 8.9 is: Trip = (P · /B) + T, where P = Pulley spinning, B = Belt moving, T = Thermal over-temp switch. Synthesize using ONLY 2-input NOR gates (74HC02).

• 2. Step 1: Apply double inversion to the target function: Trip = // [(P · /B) + T] = / [/ [(P · /B) + T]].

• 3. Step 2: Use De Morgan's theorem to express the AND term (P · /B) in NOR form: P · /B = / [/P + //B] = / [/P + B].

• 4. Step 3: Substitute back into the primary equation: Trip = / [/ [/ [/P + B] + T]].

• 5. Gate Allocation Sequence with 2-input NOR gates:

• • Gate 1 (NOR): Invert input P: /P = /(P + P).

• • Gate 2 (NOR): Combine /P and B: N_2 = / (/P + B) = P · /B.

• • Gate 3 (NOR): Invert N_2 to prep for OR: N_3 = / (N_2 + N_2) = / (P · /B).

• • Gate 4 (NOR): Invert T: /T = /(T + T).

• • Gate 5 (NOR): Combine / (P · /B) and /T: N_5 = / [/ (P · /B) + /T] = (P · /B) · T... wait, apply standard POS NOR mapping:

• • Convert Trip to POS Form: Trip = (P + T) · (/B + T).

• • Double invert POS: Trip = // [(P + T) · (/B + T)] = / [/ (P + T) + / (/B + T)].

• • Clean NOR Synthesis: Gate 1 (NOR): N_1 = / (P + T). Gate 2 (NOR): Invert B &implies; /B = /(B+B). Gate 3 (NOR): N_3 = / (/B + T). Gate 4 (NOR): Trip = / (N_1 + N_3).

• 6. Final Gate Count: Exactly four 2-input NOR gates (one single 74HC02 quad NOR IC) synthesize the complete fail-safe conveyor jam shutdown circuit!

8.8 Practical Laboratory Bench Protocol: Logic Gate Verification & Adders

Laboratory Objectives:

1. Verify the truth tables of 74LS08 (AND), 74LS32 (OR), 74LS04 (NOT), 74LS00 (NAND), 74LS02 (NOR), and 74LS86 (XOR) on breadboard.
2. Implement a 2-bit Half Adder using a 74LS86 XOR IC and 74LS08 AND IC, monitoring Sum and Carry outputs using LEDs.
3. Construct a 1-bit Full Adder by cascading two Half Adders and an OR gate, verifying all 8 input combinations.
4. Wire an SR latch switch debouncer and capture contact bounce on an oscilloscope with and without debouncing.

Step #	Experimental Bench Procedure	Required Test Equipment	Expected Technical Measurement / Observation
1	IC Powering & Decoupling: Insert 74LS00 and 74LS86 into breadboard. Connect Pin 14 to +5V and Pin 7 to GND. Place 0.1 µF ceramic decoupling capacitor across rails.	Breadboard, 5V Regulated Supply, 0.1 µF capacitors	Measure supply rails with DMM: ensure 5.0 V ± 0.25 V. Floating inputs must be tied to known logic states.
2	NAND Truth Table Verification: Connect inputs A and B to logic switches (or jumpers to GND/+5V). Connect output to LED with 330 Ω resistor.	74LS00 Quad NAND, Logic Switches, LED	Verify: LED lights for 00, 01, 10; LED extinguishes only for 11. Record voltages: $V_{OL} \approx 0.35$ V, $V_{OH} \approx 3.4$ V.
3	Half Adder Construction: Wire 74LS86 (XOR) Pin 1 and 2 to inputs A and B. Wire Pin 3 (Sum) to Green LED. Wire 74LS08 (AND) Pin 3 (Carry) to Red LED.	74LS86 (XOR), 74LS08 (AND), 2× LEDs	Test inputs: 0+0=00; 0+1=01; 1+0=01; 1+1=10 (Red Carry LED lights, Green Sum turns off). Matches truth table perfectly.
4	Full Adder Cascading: Add second 74LS86 and 74LS08, plus 74LS32 (OR). Connect C_in from third logic switch. Verify all 8 states.	74LS86, 74LS08, 74LS32, 3× Switches	Verify 1+1+1 = 11 (Both Sum and Carry LEDs illuminated simultaneously).
5	Switch Bounce Capture: Connect raw mechanical toggle switch directly to DSO Channel 1. Trigger on rising edge.	Toggle switch, DSO (10 ms/div, Single Trigger)	Capture raw contact bounce: observe multiple violent pulses lasting 8 ms to 15 ms before steady 5V is reached.
6	SR Latch Debouncing: Wire cross-coupled NAND SR latch. Connect SPDT switch. Monitor latch output on DSO Channel 2.	74LS00 NAND Latch, SPDT switch, DSO	Observe totally clean, single 0V-to-5V step transition. Zero contact bounce or glitching observed.

8.9 Tanzanian Agricultural Engineering Field Case Studies

Case Study 1: Morogoro Silo Conveyor Jam Overheating & Fire Interlock Logic
At a commercial maize grain mill in Morogoro, a 60-meter bucket elevator feeds grain from ground-level intake pits into overhead storage silos. During peak harvest, wet maize jammed the elevator boot. While the drive motor continued spinning, the rubber conveyor belt slipped on the drive pulley. Friction generated intense heat, melting the rubber belt and filling the silo tower with combustible grain dust, creating an imminent catastrophic dust explosion hazard. The facility's automated safety shutdown had failed because the software PLC had locked up due to grid power brownouts. SUA agricultural automation engineers designed a dedicated, hardwired digital logic safety module using 74HC series logic gates operating completely independent of the PLC. The system monitored three sensors: (1) Pulley Speed (P), (2) Belt Motion (B, via inductive proximity sensor), and (3) Thermal Switch (T). The logic function Emergency Trip = P · /B + T tripped the main circuit breaker within 200 milliseconds of detected slip, completely eliminating fire hazards.

Case Study 2: Precision Drip Irrigation Hydroponic Flush Valve Logic in Arusha
A commercial flower greenhouse in Arusha uses automated fertigation manifold valves. To prevent nutrient salt encrustation, the manifold must execute an automated freshwater flush cycle under specific multi-variable conditions: (1) Water Tank Level High (L=1), (2) Fertigation Cycle Complete (C=1), and (3) System Pressure Normal (P=1). However, if Solar Irradiance is Peak (S=1, mid-day), flushing is prohibited to prevent root temperature shock. Agricultural engineers implemented the combinational logic function Flush = L · C · P · /S using a single 74HC08 AND gate and 74HC04 inverter. The hardware interlock saved the farm over 18,000 USD in crop root-scald losses annually.

8.10 Comprehensive Self-Assessment & Review Questions

PART A: Conceptual & Theoretical Questions

1. Define the terms: V_OH(min), V_OL(max), V_IH(min), and V_IL(max). Draw a diagram showing the valid logic bands and the forbidden indeterminate zone.
2. Formulate the mathematical definitions for High-State Noise Margin (NM_H) and Low-State Noise Margin (NM_L). Why are CMOS noise margins superior to TTL?
3. Write the truth tables and Boolean expressions for the 2-input XOR and XNOR logic gates.
4. Explain why the NAND gate is classified as a Universal Logic Gate. Demonstrate how a NOT gate, AND gate, and OR gate are synthesized using ONLY NAND gates.
5. Explain the mathematical principle of De Morgan's Laws: /(A · B) = /A + /B and /(A + B) = /A · /B.
6. Define Fan-Out. What catastrophic electrical behavior occurs if a logic gate's maximum fan-out is exceeded?
7. Explain why connecting a 74LS TTL output directly to a 5V 74HC CMOS input causes unreliable operation, and describe the pull-up resistor solution.
8. Differentiate between a Half Adder and a Full Adder. Why cannot a Half Adder be used to cascade multi-bit parallel additions?
9. Explain how an adder-subtractor circuit uses XOR gates and an inverted carry-in to execute subtraction without requiring separate subtractor hardware.
10. What is mechanical contact bounce? Explain the operation of a cross-coupled NAND SR latch in generating clean, bounce-free digital pulses.

PART B: Quantitative Analytical Problems

11. A CMOS logic gate operating at 5.0 V has specifications: V_OH(min) = 4.4 V, V_OL(max) = 0.1 V, V_IH(min) = 3.5 V, V_IL(max) = 1.5 V. Calculate NM_H and NM_L, and compare with 74LS TTL ratings (NM_H = 0.7V, NM_L = 0.4V).
12. A logic driver gate has I_OH(max) = -1.2 mA and I_OL(max) = 16.0 mA. It drives sub-gates with I_IH(max) = 40 µA and I_IL(max) = -0.8 mA. Calculate the high-state fan-out FO_H, low-state fan-out FO_L, and determine the overall rated fan-out.
13. Synthesize the Boolean function Y = (A · B) + (/C · D) using ONLY 2-input NOR gates. Show all algebraic De Morgan transformations and state total NOR gate count.
14. In an 8-bit ripple-carry adder, each Full Adder has a carry generation delay of 15 ns and a sum generation delay of 22 ns. Calculate: (a) The time required to compute the final carry-out C_8, and (b) The maximum clock frequency of the ALU.
15. A combinational circuit has four inputs (A, B, C, D) representing a BCD digit. Output Y = 1 if the BCD number is greater than or equal to 6 (0110_2). (a) Formulate the truth table, (b) Write the canonical SOP minterm expansion, (c) Simplify algebraically, and (d) Draw the gate schematic.

PART C: Agricultural Systems Design Challenges

16. Solar Drip Fertigation Acid Dosing Safety Interlock: Design a fail-safe digital interlock for injecting phosphoric acid into drip irrigation lines to clean dripper emitters. Acid injection (Output A=1) is permitted ONLY if: Water Flow Detected (F=1) AND Tank Pressure Normal (P=1) AND pH Sensor Valid (V=1) AND Emergency Stop Switch NOT Pressed (E=0). Synthesize the circuit using ONLY 74HC00 quad NAND gates, ensure fail-safe shutdown during power loss, and provide a pull-down resistor network for open-circuit fault protection.
17. Four-Bit Magnitude Comparator for Silo Temperature Alarms: Design a 4-bit binary magnitude comparator circuit that compares actual grain temperature (bits $A_3A_2A_1A_0$) against a preset critical hotspot threshold (bits $B_3B_2B_1B_0$). The circuit must output three distinct signals: A > B (Hotspot Alarm), A = B (Warning), and A < B (Normal). Implement using standard logic gates (XNOR, AND, OR), calculate total propagation delay, and design dashboard LED drivers.
18. Harvester Bale Wrapping Cycle Sequential State Controller: Design the digital control logic for an automated round bale netting and wrapping mechanism on a tractor baler in Mbarali. The system inputs: Bale Chamber Full (F), Twine Applied (T), Gate Open (G), and Netting Cut (C). Synthesize the combinational permissive interlock and debounced switch input filters to prevent premature tailgate ejection while wrapping is active.

8.11 Prescribed Textbooks & Research Bibliography

1. Mano, M. M., & Ciletti, M. D. (2018). Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog (6th ed.). Pearson.

2. Tocci, R. J., Widmer, N. S., & Moss, G. L. (2017). Digital Systems: Principles and Applications (12th ed.). Pearson.

3. Floyd, T. L. (2015). Digital Fundamentals (11th ed.). Pearson.

4. Karim, M. A., & Chen, X. (2017). Digital Design: Basic Concepts and Principles. CRC Press.

5. Roth, C. H., & Kinney, L. L. (2020). Fundamentals of Logic Design (7th ed.). Cengage Learning.

6. Sedra, A. S., & Smith, K. C. (2020). Microelectronic Circuits (8th ed.). Oxford University Press.

7. Johnson, M. A., & Smith, K. L. (2023). Fundamentals of Electronics: An Introduction. IEEE Transactions on Education, 66(3), 456-465.